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Abstract:  This  paper  entitled  “DESIGNING  PARALLEL  BUSUSING  UNIVERSAL  ASYNCHRONOUS  RECEIVER 
TRANSMITTER” is designed to the core of a UART interface module, which includes both receive and transmit modules, and 
the command parser. This paper will be a viable solution to design parallel buses with the help of UART. In the test bench , 
there is a RFM(register file model) to which we write/read back data from just to check our design .The txt file issues serial 
inputs to the core and the core outputs parallel data and address in the form of bus. This bus is connected to our RFM 
(register file model) instantiated in the test bench along with the design. This makes easy to retrieve parallel data from serial 
input. The base of the paper is to use microcontroller along with other components to interface with the physical world.  
In  contrast,  most  serial  communication  must  first  be  converted  back  into  parallel  form  by  a universal  asynchronous 
receiver/transmitter (UART) before they may be directly connected to a data bus. Both Transmissions (Parallel and Serial) are 
used  to  connect  peripheral  devices  and  enable  us  to  communicate with  these  devices.  The  UART  core  described  here  is 
designed using VHDL and implemented on Xilinx Vertex FPGA. 
Keywords- VHDL,  RFM, UART, FPGA. 
I.  INTRODUCTION 
The core is includes a UART interface module, which includes both receive and transmit modules, and the command 
parser. The following figure depicts a block diagram of the core. 
 
In the test bench, there is a RFM (register file model) to which we write/read back data from just to check our design. The 
txt file issues serial inputs to the core and the core outputs parallel data and address in the form of bus. This bus is 
connected to our RFM(register file model) instantiated in the test bench along with the design. 
II.  UART 
Develop   a VHDL based UART (Universal Asynchronous Receiver and Transmitter), and demonstrate its working as 
(both transmitter and receiver) by interfacing it to Microsoft Windows HyperTerminal.  
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III.  INTRODUCTION TO PARALLEL BUS 
In many of the devices with in a system, UART is being used. It is a kind of serial communication circuit. It is a feature 
of the controller useful for communicating serial data to any other device, (for example the communication between the 
microcontrollers to the PC). The device changes incoming parallel information to serial data and sends the data through 
the  communication line.  In some  complex  control systems  or in  controllers  and processors  Such  as  Digital  Signal 
Processors (DSP) the communication demands would affect the performance of the entire system. It is difficult to attain 
the desired result for various factors affecting the systems in terms of communication. Communications between the 
master controller and slaver controllers are implemented by serial or parallel port. Parallel communication needs a lot of 
multi-bit address bus and data bus and it is only convenient for short distance transmission. 
IV.  PARALLEL Vs SERIAL TRANSMISSION 
Before the development of high-speed serial technologies, the choice of parallel links over serial links was driven by 
these factors: 
Speed: Superficially, the speed of a parallel data link is equal to the number of bits sent at one time times the bit rate of 
each individual path; doubling the number of bits sent at once doubles the data rate. In practice, clock skew reduces the 
speed of every link to the slowest of all of the links. 
Cable length: Crosstalk creates interference between the parallel lines, and the effect worsens with the length of the 
communication link. This places an upper limit on the length of a parallel data connection that is usually shorter than a 
serial connection. 
Complexity: Parallel data links are easily implemented in hardware, making them a logical choice. Creating a parallel 
port in a computer system is relatively simple, requiring only a latch to copy data onto a data bus. In contrast, most serial 
communication must first be converted back into parallel form by a universal asynchronous receiver/transmitter(UART) 
before  they  may  be  directly  connected  to  a  data  bus.Both  Transmissions  (Parallel  and  Serial)  are  used  to  connect 
peripheral devices and enable us to communicate with these devices.Since these systems were developed in the 1970s 
and 1980s these are legacy systems and have been replaced by usually USB. 
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V.  MARKET APPLICATIONS 
Industrial: PCI Blade Server Management, Building Control, Heating-Ventilation-Air-Conditioning (HVAC), Security, 
Telemetry  Sensors,  Medical,  Test  &  Measurement,  Data  Terminals,  Video  Conf.  Systems,  Copiers,  Printers,  Data 
Recorder, Avionic, Robotic. 
Telecom:  Network  Server  Management  (24/7,  QoS,  Redundancy),  Hub,  Router,  Switch,  Console  Management, 
Keyboard-Video-Mouse (KVM) Switches, Home Networks, Bluetooth Devices, PDA Modules. Pointof- Sale (POS) 
Credit  Authorization  Systems,  Handheld  and  Inventory  Terminals,  Banking  ATM,  Ticketing  and  Vending,  Tolls 
Collection Systems, Car Parking Systems. 
Factory Automation and Process Control: Processing, Packaging, Machinery, Welding, Printing. 
 Remote Access Server (RAS): PC-based Internet-Service-Providers (ISP) Systems ,  Modem Servers. 
 Wireless: Cellular Base and Repeater Stations, Vehicle Tracking, GPS, Satellite, Marine Comm., RF Modem. 
Entertainment Systems: Video-on-demand Systems in Airplanes, Gaming, Recreation, Set-top box.  
PC:  Multi  serial  add-in  cards  in  PCI/PCI-Plus/PCI-104/PMC/ISA  form  factors  for  RS-232,  RS-422  and  RS-  485 
Interfacing. 
Serial versus parallel: The Serial Port is harder to interface than the Parallel Port. In most cases, any device you connect 
to the serial port will need the serial transmission converted back to parallel so that it can be used. This can be done using 
a UART. On the software side of things, there are many more registers that you have to attend to than on a Standard 
Parallel Port. (SPP) 
VI.  ADVANTAGES OF SERIAL DATA TRANSFER 
1. Serial Cables can be longer than Parallel cables. The serial port transmits a '1' as -3 to - 25 volts and a '0' as +3 to +25 
volts where as a parallel port transmits a '0' as 0v and a '1' as 5v. Therefore the serial port can have a maximum swing of 
50V compared to the parallel port which has a maximum swing of 5 Volts. Therefore cable loss is not going to be as 
much of a problem for serial cables than they are for parallel. 
2. You don't need as many wires than parallel transmission. If your device needs to be mounted a far distance away from 
the computer then 3 core cable (Null Modem Configuration) is going to be a lot cheaper that running 19 or 25 core cable. 
However you must take into account the cost of the interfacing at each end. 
3.  Infra  Red  devices  have  proven  quite  popular  recently.  You  may  of  seen  many  electronic  diaries  and  palmtop 
computers which have infra red capabilities build in. However could you imagine transmitting 8 bits of data at the on 
time across the room and being able to (from the devices point of view) decipher which bits are which? Therefore serial 
transmission is used where one bit is sent at a time. IrDA-1 (The first infra red specifications) was capable of 115.2k  
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baud and was interfaced into a UART. The pulse length however was cut down to 3/16th of a RS232 bit length to 
conserve power considering these devices are mainly used on diaries, laptops and palmtops. 
4.  Microcontrollers  have  also  proven  to  be  quite  popular  recently.  Many  of  these  have  in  built  SCI  (Serial 
Communications Interfaces) which can be used to talk to the outside world. Serial Communication reduces the pin count 
of these MPU's. Only two pins are commonly used, Transmit Data (TXD) and Receive Data (RXD) compared with at 
least 8 pins if you use a 8 bit Parallel method (You may also require a Strobe). 
There are two primary forms of serial transmission: Synchronous and Asynchronous. Depending on the modes that are 
supported  by  the  hardware,  the  name  of  the  communication  sub-system  will  usually  include  a  A  if  it  supports 
Asynchronous communications, and a S if it supports Synchronous communications.  
VI.  CONCLUSION 
Synthesis Results: 
 
 
 
  HDL Synthesis Report  Advanced HDL Synthesis Report 
# ROMs 
16x8-bit ROM 
 
1 
1 
# Adders/ 
Subtractors 
8-bit adder 
 
1 
1  
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# Counters   : 
4-bit up counter 
8-bit down counter 
 
4 
1 
 
4 
1 
# Accumulators 
16-bit up down 
accumulator 
 
1 
1 
# Registers 
1-bit register 
2-bit register 
8-bit register 
9-bit register 
36 
27 
1 
7 
1 
101 
# Comparators          
16-bit comparator 
greatequal 
8-bit comparator 
greatequal 
8-bit comparator 
lessequal 
7 
1 
3 
3 
7 
1 
3 
3 
Hence, in the paper titled “DESIGNING OF PARALLEL BUS USING UNIVERSAL ASYNCHRONOUS RECEIVER 
TRANSMITTER”  the  functioning  of  a  8251  chip  according  to  RS232  –  C  standards  was  studied  with  VHDL 
programming. 
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